

**EASTERN-EUROPEAN  
JOURNAL  
OF ENTERPRISE  
TECHNOLOGIES**

ISSN 1729-3774



5/4 (95)  
2018

информационные технологии

інформаційні технології

information  
technologies


новая экономика

нова економіка

промышленные технологии

промислові технології

industrial  
applications



- Mathematics and cybernetics – applied aspects

**5/4 (95) 2018**

## **Content**

### **MATHEMATICS AND CYBERNETICS – APPLIED ASPECTS**

- |    |  |
|----|--|
| 6  | Bitwise method for the binary-coded operands conversion based on mathematical logic<br><b>A. Lukashenko, D. Harder, V. Lukashenko, E. Fedorov, V. Lukashenko, T. Utkina, S. Mitsenko, K. Rudakov</b>   |
| 14 | Development of test operations of different duration in terms of input for the verification of efficiency formula<br><b>I. Lutsenko, E. Fomovskaya, O. Serdiuk, M. Baranovskaya, B. Fomovskyi</b>  |
| 22 | Construction of the method for building analytical membership functions in order to apply operations of mathematical analysis in the theory of fuzzy sets<br><b>L. Dykhta, N. Kozub, O. Malcheniuk, O. Novosadovckyi, A. Trunov, A. Khomchenko</b> |
| 30 | Development of the Markovian model for the life cycle of a project's benefits<br><b>V. Piterska, O. Kolesnikov, D. Lukianov, K. Kolesnikova, V. Gogunskii, T. Olekh, A. Shakhov, S. Rudenko</b>  |
| 39 | Ray tracing synthesis of images of triangulated surfaces smoothed by the spherical interpolation method<br><b>V. Gusiatin, M. Gusiatin, O. Mikhal</b>  |
| 48 | Constructing a method for the conversion of numerical data in order to train the deep neural networks<br><b>M. Pryshliak, S. Subbotin, A. Oliinyk</b>  |
| 55 | Ontological support formation for constructive-synthesizing modeling of information systems development processes<br><b>V. Skalozub, V. Ilman, V. Shynkarenko</b>  |
| 64 | Abstract&References  |

## ГОЛОВНИЙ РЕДАКТОР

Дьомін Дмитро Олександрович

д. т. н., професор Національного технічного університету «Харківський політехнічний інститут»,  
директор ПП «Технологічний Центр», Харків (Україна)

Терзіян Ваган Якович

д. т. н., професор Університету Ювяскюля (Фінляндія)

## РЕДАКЦІЙНА КОЛЕГІЯ ВИРОБНИЧО-ТЕХНОЛОГІЧНІ СИСТЕМИ

**Awrejewicz Jan**, Professor of Lodz University of Technology, Lodz (Poland); **Korzhuk Volodymyr**, Doctor of Technical Sciences, Chinese-Ukrainian E. O. Paton Welding Institute (CUPWI), Guangzhou (China); **Marcin Kamiński**, Professor of Lodz University of Technology, Lodz (Poland); **Shen Houfa**, Professor of Tsinghua University, Beijing (China); **Ulusoy Uğur**, Professor of Cumhuriyet Universitesi, Sivas (Turkey); **Загірняк М. В.**, д. т. н., проф., Кременчуцький національний університет імені Михайла Остроградського, Кременчук (Україна); **Залога В. О.**, д. т. н., проф., Сумський державний університет, Суми (Україна); **Кіндрачук М. В.**, д. т. н., проф., Національний авіаційний університет, Київ (Україна)

## ІНФОРМАЦІЙНІ ТЕХНОЛОГІЇ. СИСТЕМИ УПРАВЛІННЯ В ПРОМИСЛОВОСТІ

**Cardoso Jorge**, Professor of University of Coimbra, Faculty of Science and Technology, Coimbra (Portugal); **Iyengar Sitharama Sitharama**, Professor of Florida International University, Miami, (USA); **Jakab Frantisek**, Associate Professor of Technical University of Kosice, Department of Computers and Informatics, Kosice (Slovak Republic); **Omelayenko Borys**, PhD, Senior Software Engineer at Elsevier Amsterdam Area, Amsterdam (Netherlands); **Terziyan Vagan**, Professor of University of Jyvaskyla, Department of Mathematical Information Technology, Jyvaskyla (Finland); **Wrycza Stanislaw**, Professor of Uniwersytet Gdanski, Gdańsk (Poland); **Жолткевич Г. М.**, д. т. н., проф., Харківський національний університет імені В. Н. Каразіна, Харків (Україна); **Лахно В. А.**, д. т. н., проф., Європейський університет, Київ (Україна); **Литвин В. В.**, д. т. н., проф., Національний університет «Львівська політехніка», Львів (Україна); **Остапов С. Е.**, д. ф.-м. н., проф., Чернівецький національний університет імені Юрія Федьковича, Чернівці (Україна); **Пелещишн А. М.**, д. т. н., проф., Національний університет «Львівська політехніка», Львів (Україна); **Теслюк В. М.**, д. т. н., проф., Національний університет «Львівська політехніка», Львів (Україна)

## ПРОЦЕСИ УПРАВЛІННЯ

**Rab Nawaz Lodhi**, PhD, COMSATS Institute of Information Technology Sahiwal Campus (Pakistan); **Бутъко Т. В.**, д. т. н., проф., Український державний університет залізничного транспорту, Харків (Україна); **Гогунський В. Д.**, д. т. н., проф., Одеський національний політехнічний університет, Одеса (Україна); **Дьомін Д. О.**, д. т. н., проф., Національний технічний університет «Харківський політехнічний інститут», директор ПП «Технологічний Центр», Харків (Україна); **Мямлін С. В.**, д. т. н., проф., Дніпропетровський національний університет залізничного транспорту, Дніпро (Україна); **Панченко С. В.**, д. т. н., проф., Український державний університет залізничного транспорту, Харків (Україна); **Прохорченко А. В.**, д. т. н., проф., Український державний університет залізничного транспорту, Харків (Україна); **Cipa O. B.**, д. т. н., проф., Національний технічний університет «Харківський політехнічний інститут», Харків (Україна)

## МАТЕМАТИКА ТА КІБЕРНЕТИКА - ПРИКЛАДНІ АСПЕКТИ

**Ahmad Izhar**, Associate Professor of King Fahd University of Petroleum and Minerals, Department of Mathematics and Statistics, Dhahran (Saudi Arabia); **Hari Mohan Srivastava**, Professor University of Victoria, Department of Mathematics and Statistics, Victoria (Canada); **Kanellopoulos Dimitris**, PhD, University of Patras, Patra (Greece); **Trujillo Juan J.**, Professor of Universidad de la Laguna, Faculty of Mathematics, San Cristobal de La Laguna (Spain); **Weber Gerhard Wilhelm**, Professor of Middle East Technical University, Institute of Applied Mathematics, Ankara (Turkey); **Атаманюк І. П.**, д. т. н., проф., Миколаївський національний аграрний університет, Миколаїв (Україна); **Кондратенко Ю. П.**, д. т. н., проф., Чорноморський національний університет імені Петра Могили, Миколаїв (Україна); **Романова Т. Є.**, д. т. н., проф., Інститут проблем машинобудування ім. А. М. Підгорного НАН України, Харків (Україна); **Саваневич В. Є.**, д. т. н., проф., Державне космічне агентство України, Київ (Україна)

## ПРИКЛАДНА ФІЗИКА

**Bobitski Yaroslav**, Professor of University of Rzeszow, Department of mechatronics, Rzeszów (Poland); **Machado Jose Antonio Tenreiro**, Professor of Polytechnic of Porto, Institute of Engineering, Department of Electrical Engineering (Portugal); **Magafas Lykourgos**, Professor of Eastern Macedonia & Thrace Institute of Technology, Greece; Nerukh Dmitry, Senior Lecturer Aston University, Birmingham (United Kingdom); **Pavlenko Anatoliy**, Professor of Kielce University of Technology, Department of Building Physics and Renewable Energy Kielce (Poland); **Вовк Р. В.**, д. ф.-м. н., проф., Харківський національний університет імені В. Н. Каразіна, Харків (Україна); **Гламаздин О. В.**, к. ф.-м. н., старший науковий співробітник, Національний науковий центр «Харківський фізико-технічний інститут», Харків (Україна); **Гришанов М. І.**, д. ф.-м. н., проф., Український державний університет залізничного транспорту, Харків (Україна); **Железний В. П.**, д. т. н., проф., Одеська національна харчових технологій, Одеса (Україна); **Ільчук Г. А.**, д. ф.-м. н., проф., Національний університет «Львівська політехніка», Львів (Україна); **Мар'янчук П. Д.**, д. ф.-м. н., проф., Чернівецький національний університет ім. Ю. Федьковича, Чернівці (Україна); **Маслов В. П.**, д. т. н., проф., Національний технічний університет України «Київський політехнічний інститут імені Ігоря Сікорського», Київ (Україна); **Стариков В. В.**, к. ф.-м. доцент, Національний технічний університет «Харківський політехнічний інститут», Харків (Україна); **Ткаченко В. І.**, д. ф.-м. н., проф., Харківський національний університет імені В. Н. Каразіна, Харків (Україна); **Ціж Б. Р.**, д. т. н., проф., Львівський національний університет ветеринарної медицини та біотехнологій імені С. З. Гжицького, Львів (Україна)

## ТЕХНОЛОГІЇ ОРГАНІЧНИХ ТА НЕОРГАНІЧНИХ РЕЧОВИН

**Martins Luisa**, Associate Professor of Universidade de Lisboa, Lisbon (Portugal); **Arvaidas Galdikas**, Professor Kaunas University of Technology, Department of Physics, Kaunas (Lithuania); **Carda Juan B.**, Professor of Universidad Jaume I, Department of Inorganic Chemistry, Castellon de la Plana (Spain); **Gerasimchuk Nikolay**, Professor of Missouri State University, Springfield (United States); **Rotaru Andrei**, Professor of University of Craiova (Craiova); **Sprynskyy Myroslav**, Nicolaus Copernicus University in Torun, Department of Environmental Chemistry and Bioanalytics, Torun (Poland); **Zeng Liang**, Tianjin University, Tianjin (China); **Барсуков В. З.**, д. х. н., проф., Київський національний університет технологій та дизайну, Київ (Україна); **Вахула Я. І.**, д. т. н., проф., Національний університет «Львівська політехніка», Львів (Україна); **Дорошенко А. О.**, д. х. н., проф., Харківський національний університет імені В. Н. Каразіна, Харків (Україна); **Капустін О. Є.**, д. х. н., проф., Приазовський державний технічний університет, Маріуполь (Україна); **Колосов О. Є.**, д. т. н., Національний технічний університет України «Київський політехнічний інститут імені Ігоря Сікорського», Київ (Україна); **Кривенко П. В.**, д. т. н., проф., Київський національний університет будівництва і архітектури, Київ (Україна); **Плаван В. П.**, д. т. н., проф., Київський національний університет технологій та дизайну, Київ (Україна); **Рошаль О. Д.**, д. х. н., Харківський національний університет імені В. Н. Каразіна, Харків (Україна); **Сухий К. М.**, д. т. н., проф., Український державний хіміко-технологічний університет, Дніпро (Україна); **Чумак В. Л.**, д. х. н., проф., Національний авіаційний університет, Київ (Україна)

## ПРИКЛАДНА МЕХАНИКА

**Aifantis Elias**, Aristotle University of Thessaloniki, Thessaloniki (Greece); **Andrianov Igor**, Professor of RWTH Aachen University, Department of General Mechanics, Aachen (Germany); **Lewis Roland W.**, Swansea University, Swansea (United Kingdom); **Sapountzakis Evangelos**, National Technical University of Athens, Athens (Greece); **Tornabene Francesco**, University of Bologna, Bologna (Italy); **Uchino Kenji**, Pennsylvania State University, University Park (USA); **Visser, Frank C.**, Flowservet, Etten-Leur (Netherlands); **Аврамов К. В.**, д. т. н., проф., Інститут проблем машинобудування ім. А. М. Підгорного Національної академії наук України, Харків (Україна); **Астанін В. В.**, д. т. н., проф., Національний авіаційний університет, Київ (Україна); **Ахундов В. М.**, д. ф.-м. н., професор, Національна металургійна академія України, Дніпро (Україна); **Легеза В. П.**, д. т. н., проф., Національний технічний університет України «Київський політехнічний інститут імені Ігоря Сікорського», Київ (Україна); **Лъвов Г. І.**, д. т. н., проф., Національний технічний університет «Харківський політехнічний інститут», Харків (Україна); **Пукач П. Я.**, д. т. н., проф., Національний університет «Львівська політехніка», Львів (Україна); **Ромуальдович С. І.**, д. т. н., проф., Національний авіаційний університет, Київ (Україна); **Філімоніхін Г. Б.**, д. т. н., проф., Центральноукраїнський національний технічний університет, Кропивницький (Україна); **Фомичов П. О.**, д. т. н., проф., Національний аерокосмічний університет ім. М. Є. Жуковського «Харківський авіаційний інститут», Харків (Україна); **Ярошевич М. П.**, д. т. н., проф., Луцький національний технічний університет, Луцьк (Україна)

## ЕНЕРГОЗБЕРІГАЮЧІ ТЕХНОЛОГІЇ ТА ОБЛАДНАННЯ

**Acaroglu Mustafa**, Selcuk Universitiesi, Konya (Turkey); **Besagni Giorgio**, Ricerca sul Sistema Energetico, Milan (Italy); **Calise Francesco**, Universita degli Studi di Napoli Federico II, Naples (Italy); **Guerrero Josep M.**, Aalborg Universitet, Aalborg (Denmark); **Li Haiwen**, Kyushu University, Fukuoka (Japan); **Ma Zhenjun**, University of Wollongong, Wollongong (Australia); **Morosuk Tatiana**, Technical University of Berlin, Berlin (Germany); **Popescu Mihaela**, University of CraiovaCraiova (Romania); **Santamouris Mattheos**, University of New South Wales, Sydney (Australia); **Sutikno Tole**, Professor of Universitas Ahmad Dahlan, Department of Electrical Engineering, Yogyakarta (Indonesia); **Авраменко А. О.**, д. т. н., проф., Інститут Технічної Теплофізики Національної Академії Наук України, Київ (Україна); **Ерохов В. Ю.**, д. т. н., проф., Національний університет «Львівська політехніка», Львів (Україна); **Любарський Б. Г.**, д. т. н., проф., Національний технічний університет «Харківський політехнічний інститут», Харків (Україна); **Русанов А. В.**, д. т. н., проф., Інститут проблем машинобудування ім. А. М. Підгорного Національної академії наук України, Харків (Україна); **Терещенко Т. О.**, д. т. н., проф., Національний технічний університет України «Київський політехнічний інститут», Київ (Україна); **Фіалко Н. М.**, д. т. н., проф., Інститут Технічної Теплофізики Національної Академії Наук України, Київ (Україна)

## ІНФОРМАЦІЙНО-КЕРУЮЧІ СИСТЕМИ

**Sattarova Ulkar Eldar**, Associate Professor Azerbaijan University of Architecture and Construction, Department of Information technologies and systems, Baku (Azerbaijan); **Starovoitov Valery**, Professor, Doctor of sciences, United Institute of Informatics Problems, National Academy of Sciences of Belarus, Minsk (Belarus); **Безрук В. М.**, д. т. н., проф., Харківський національний університет радіоелектроніки, Харків (Україна); **Величко О. М.**, д. т. н., професор, Державне підприємство «Укрметретестстандарт», Київ (Україна); **Уривський Л. О.**, д. т. н., проф., Національний технічний університет України «Київський політехнічний інститут імені Ігоря Сікорського», Київ (Україна); **Щербакова Г. Ю.**, д. т. н., доцент, Одеський національний політехнічний університет, Одеса (Україна); **Яцків В. В.**, д. т. н., доцент, Тернопільський національний економічний університет, Тернопіль (Україна)

## ЕКОЛОГІЯ

**Kisi Ozgur**, Ilia State University, Tbilisi (Georgia); **Makarynskyy Oleg**, Australian Institute of Marine Science (Australia); **Scholz Miklas**, Lunds Universitet, Lund (Sweden); **Бойченко С. В.**, д. т. н., проф., Національний авіаційний університет, Київ (Україна); **Гомеля М. Д.**, д. т. н., проф., Національний технічний університет України «Київський політехнічний інститут імені Ігоря Сікорського», Київ (Україна); **Ремез Н. С.**, д. т. н., Національний технічний університет України «Київський політехнічний інститут імені Ігоря Сікорського», Київ (Україна); **Шведчикова І. О.**, д. т. н., проф., Київський національний університет технологій та дизайну, Київ (Україна)

## ТЕХНОЛОГІЇ ТА ОБЛАДНАННЯ ХАРЧОВИХ ВИРОБНИЦТВ

**Adegoke Gabriel**, Professor of University of Ibadan, Department of Food Technology, Ibadan (Nigeria); **Barreca Davide**, Universita degli Studi di Messina, Messina (Italy); **Effat Baher**, National Research Centre, Cairo (Egypt); **Erkmen Osman**, Gaziantep Universitesi, Gaziantep (Turkey); **Hafiz Ansar Rasul Suleria**, PhD, Kansas State University, Department of Food, Nutrition, Dietetics and Health, Manhattan (USA); **Modi Vinod**, Central Food Technological Research Institute India, Fish and Poultry Technology, Mysore (India); **Бурдо О. Г.**, д. т. н., проф., Одесська національна академія харчових технологій, Одеса (Україна); **Павлюк Р. Ю.**, д. т. н., проф., Харківський державний університет харчування та торгівлі, Харків (Україна)

## МАТЕРІАЛОЗНАВСТВО

**Apostolopoulos Charis**, Patras University, Patra (Greece); **Gubicza Jenő**, Eötvös Loránd University, Budapest (Hungary); **Gupta Manoj**, National University of Singapore, Singapore City (Singapore); **Букетов А. В.**, д. т. н., проф., Херсонська державна морська академія, Херсон, (Україна); **Геворгян Е. С.**, д. т. н., проф., Український державний університет залізничного транспорту, Харків (Україна); **Дубок В. А.**, д. х. н., проф., Київський національний університет імені Тараса Шевченка, Київ (Україна); **Дурягіна З. А.**, д. т. н., проф., Національний університет «Львівська політехніка», Львів (Україна); **Єфременко В. Г.**, д. т. н., проф., ДВНЗ «Приазовський державний технічний університет», Маріуполь (Україна); **Соболь О. В.**, д. ф.-м. н., проф., Національний технічний університет «Харківський політехнічний інститут», Харків (Україна); **Яремій І. П.**, д. ф.-м. н., проф., Прикарпатський національний університет імені Василя Стефаника, Івано-Франківськ (Україна)

## EDITOR IN CHIEF

**Demin Dmitriy**

Professor of the National Technical University «Kharkiv Polytechnic Institute»,  
Director of Private Company «Technology Center», Kharkiv (Ukraine)

**Terziyan Vagan**

Professor of the University of Jyvaskyla (Finland)

## EDITORIAL BOARD

### ENGINEERING TECHNOLOGICAL SYSTEMS

**Awrejewicz Jan**, Professor of Lodz University of Technology, Department of Automation, Biomechanics and Mechatronics, Lodz (Poland); **Kindrachuk Myroslav**, Professor of National Aviation University, Department of Tribological material science, powder metallurgy, functional materials, Kyiv (Ukraine); **Korzhik Volodymyr**, Doctor of Technical Sciences, Director of the Chinese-Ukrainian E. O. Paton Welding Institute (CUPWI), Guangzhou (China); **Marcin Kamiński**, Professor of Lodz University of Technology, Department of Structural Mechanics, Lodz (Poland); **Ulusoy Uğur**, Professor of Cumhuriyet Universitesi, Department of Mining Engineering, Sivas (Turkey); **Shen Houfa**, Professor of Tsinghua University, School of Materials Science and Engineering, Beijing (China); **Zagirnyak Mykhaylo**, Professor of Kremenchuk Mykhailo Ostrohradskiy National University, Department of electric machines and apparatus, Kremenchuk (Ukraine); **Zaloga Viliam**, Professor of Sumy State University, Department of manufacturing engineering, machines and tools, Sumy (Ukraine)

### INFORMATION TECHNOLOGY. INDUSTRY CONTROL SYSTEMS

**Cardoso Jorge**, Professor of University of Coimbra, Faculty of Science and Technology, Coimbra (Portugal); **Iyengar Sitharama Sitharama**, Professor of Florida International University, School of Computing and Information Sciences, Miami (USA); **Jakab Frantisek**, Associate Professor of Technical University of Kosice, Department of Computers and Informatics, Kosice (Slovak Republic); **Lakhno Valeriy**, Professor of European University, Department of Managing Information Security, Kyiv (Ukraine); **Lytvyn Vasyl**, Professor of Lviv Polytechnic National University, Department of Information Systems and Networks, Lviv (Ukraine); **Omelayenko Borys**, PhD, Senior Software Engineer at Elsevier Amsterdam Area, Amsterdam (Netherlands); **Ostapov Serhii**, Professor of Yuri Fedkovych Chernivtsi National University, Department of Computer systems software, Chernivtsi (Ukraine); **Peleshchysyn Andriy**, Professor of Lviv Polytechnic National University, Department of social communication and information activities, Lviv (Ukraine); **Terziyan Vagan**, Professor of University of Jyvaskyla, Department of Mathematical Information Technology, Jyvaskyla (Finland); **Teslyuk Vasyl**, Professor of Lviv Polytechnic National University, Department of Automated Control Systems, Lviv (Ukraine); **Wrycza Stanislaw**, Professor of Uniwersytet Gdanski, Department of Business Informatics, Gdańsk (Poland); **Zholtkevych Grygoriy**, Professor of Karazin Kharkiv National University, Department of Theoretical and Applied Computer Science of School of Mathematics and Computer Science, Kharkiv (Ukraine)

### CONTROL PROCESSES

**Butko Tatiana**, Professor of Ukrainian State University of Railway Transport, Department of operational work and international transportation, Kharkiv (Ukraine); **Demin Dmitriy**, Professor of National Technical University «Kharkiv Polytechnic Institute», director of the Private Company «Technology Center», Kharkiv (Ukraine); **Gogunsky Viktor**, Professor of Odessa National Politechnic University, Department of Management of life safety systems, Odessa (Ukraine); **Myamlin Sergey**, Professor of Dnipro Petrovsk National University of Rail Transpor, Dnipro (Ukraine); **Panchenko Sergii**, Professor of Ukrainian State University of Railway Transport, Department of Automatic and computer remote control of train traffic, Kharkiv (Ukraine); **Prokhorchenko Andrii**, Professor of Ukrainian State University of Railway Transport, Department of Operational Work Management, Kharkiv (Ukraine); **Rab Nawaz Lodhi**, PhD, COMSATS Institute of Information Technology Sahiwal Campus (Pakistan); **Sira Oksana**, Professor of National Technical University «Kharkiv Polytechnic Institute», Department of distributed information systems and cloud technologies, Kharkiv (Ukraine)

### MATHEMATICS AND CYBERNETICS - APPLIED ASPECTS

**Ahmad Izhar**, Associate Professor of King Fahd University of Petroleum and Minerals, Department of Mathematics and Statistics, Dhahran (Saudi Arabia); **Atamanyuk Igor**, Professor Mykolaiv National Agrarian University, Department of Higher and Applied Mathematics, Mykolaiv (Ukraine); **Hari Mohan Srivastava**, Professor University of Victoria, Department of Mathematics and Statistics, Victoria (Canada); **Kanellopoulos Dimitris**, PhD, University of Patras, Department of Mathematics, Patra (Greece); **Kondratenko Yuryi**, Professor Petro Mohyla Black Sea National University, Department of Intelligent Information Systems, Mykolaiv (Ukraine); **Romanova Tetyana**, Professor Institute for Problems in Machinery of National Academy of Sciences of Ukraine, Department of Mathematical Modeling and Optimal Design, Kharkiv (Ukraine); **Savanevych Vadym**, Professor State Space Agency of Ukraine, Kyiv (Ukraine); **Trujillo Juan J.**, Professor of Universidad de la Laguna, Faculty of Mathematics, San Cristobal de La Laguna (Spain); **Weber Gerhard Wilhelm**, Professor of Middle East Technical University, Institute of Applied Mathematics, Ankara (Turkey)

### APPLIED PHYSICS

**Bobitski Yaroslav**, Professor of University of Rzeszow, Department of mechatronics, Rzeszów (Poland); **Glamazdin Alexander**, PhD, National Science Center «Kharkov Institute of Physics and Technology», Kharkiv (Ukraine); **Grishanov Nikolay**, Professor of Ukrainian State University of Railway Transport, Department of Physics of plasmas, Controlled Nuclear Fusion, Kharkiv (Ukraine); **Ilchuk Hryhoriy**, Professor of Lviv Polytechnic National University, Department of General Physics, Lviv (Ukraine); **Machado Jose Antonio Tenreiro**, Professor of Polytechnic of Porto, Institute of Engineering, Department of Electrical Engineering, (Portugal); **Magafas Lykourgos**, Professor of Eastern Macedonia & Thrace Institute of Technology, Department of Electrical Engineering (Greece); **Maryanchuk Pavlo**, Professor of Yuri Fedkovych Chernivtsi National University, Department of Physics, (Ukraine); **Maslov Volodymyr**, Professor of National Technical University of Ukraine «Igor Sikorsky Kyiv Polytechnic Institute», Department of Scientific, analytic and ecological instruments and systems, Kyiv (Ukraine); **Nerukh Dmitry**, Senior Lecturer Aston University, Department of Mathematics, Birmingham, United Kingdom; **Pavlenko Anatoliy**, Professor of Kielce University of Technology, Department of Building Physics and Renewable Energy, Kielce (Poland); **Starikov Vadim**, Associate Professor of National Technical University «Kharkiv Polytechnic Institute», Department of Physics of metals and semiconductors, Kharkiv (Ukraine); **Tkachenko Viktor**, Professor of V. N. Karazin Kharkiv National University, Department of Physics of Innovative Energy & Technology & Ecology, Kharkiv (Ukraine); **Tsizh Bohdan**, Professor of Stepan Gzhytskyi National University of Veterinary Medicine and Biotechnologies Lviv, Department of General Technical Subjects and Production Quality Control, Lviv (Ukraine); **Vovk Ruslan**, Professor of Karazin Kharkiv National University, Department of low temperature physics, Kharkiv (Ukraine); Zhelezny Vitaly, Professor of Odessa National Academy of Food Technologies, Department of Thermal Physics and Applied Ecology, Odessa (Ukraine)

### TECHNOLOGY ORGANIC AND INORGANIC SUBSTANCES

**Arvaidas Galdikas**, Professor Kaunas University of Technology, Department of Physics, Kaunas (Lithuania); **Barsukov Viacheslav**, Professor Kyiv National University of Technologies and Design, Department for Electrochemical Power Engineering and Chemistry, Kyiv (Ukraine); **Carda Juan B.**, Professor of Universidad Jaume I, Department of Inorganic Chemistry, Castellon de la Plana (Spain); **Chumak Vitaliy**, Professor of National Aviation University, Department of Chemistry and Chemical Engineering, Kyiv (Ukraine); **Doroshenko Andrey**, V. N. Karazin Kharkiv National University, Department of organic chemistry, Kharkov (Ukraine); **Gerasimchuk Nikolay**, Professor of Missouri State University, Department of Chemistry, Springfield (United States); **Rotaru Andrei**, Professor of University of Craiova, Department of Physics (Craiova); **Kapustin Alexey**, Professor of Pryazovskyi State Technical University, Department of Chemistry, Mariupol (Ukraine); **Kolosov Akeksandr**, Professor of National Technical University of Ukraine «Igor Sikorsky Kyiv Polytechnic Institute», Department of Chemical, Polymeric and Silicate Machine Building, Kyiv (Ukraine); **Krivenko Pavel**, Professor Kyiv National University of Construction and Architecture, Scientific Research Institute for Binders and Materials, Kyiv (Ukraine); **Martins Luisa**, Associate Professor of Universidade de Lisboa, Instituto Superior Técnico, Lisbon (Portugal); **Plavan Viktoriya**, Professor Kyiv National University of Technologies and Design, Department of Applied Ecology, Technology of Polymers and Chemical Fiber, Kyiv (Ukraine); **Roshal Alexander**, V. N. Karazin Kharkiv National University, Research Institute of Chemistry, Kharkiv (Ukraine); **Rotaru Andrei**, University of Craiova, Department of Physics (Craiova); **Sprynsky Myroslav**, Nicolaus Copernicus University in Torun, Department of Environmental Chemistry and Bioanalytics, Torun (Poland); **Sukhy Mikhaylo**, Professor of Ukrainian State University of Chemical Technology, Department of Processing of Plastics and Photo-, Nano- and polygraphic materials, Dnipro (Ukraine); **Vakhula Yaroslav**, Professor of Lviv Polytechnic National University, Department of Silicate Engineering, Lviv (Ukraine); **Zeng Liang**, Tianjin University, School of Chemical Engineering and Technology, Tianjin (China)

## APPLIED MECHANICS

**Aifantis Elias**, Aristotle University of Thessaloniki, Thessaloniki (Greece); **Akhundov Vladimir**, Professor of National metallurgical academy of Ukraine, Department of Applied mechanics, Dnipro (Ukraine); **Andrianov Igor**, Professor of RWTH Aachen University, Department of General Mechanics, Aachen (Germany); **Astanin Vyacheslav**, Professor of National Aviation University, Department of Mechanics, Kyiv (Ukraine); **Avramov Konstantin**, Professor of A. Podgorny Institute of Mechanical Engineering Problems of the National Academy of Sciences of Ukraine, Department of reliability and dynamic strength, Kharkiv (Ukraine); **Filimonikhin Gennadiy**, Professor of Central Ukrainian National Technical University, Department of Machine Parts and Applied Mechanics, Kropyvnytskyi (Ukraine); **Fomychov Petro**, Professor of National Aerospace University «Kharkiv Aviation Institute» named after N. E. Zhukovsky, Department of Aircraft strength, Kharkiv (Ukraine); **Legeza Viktor**, Professor of National Technical University of Ukraine «Igor Sikorsky Kyiv Polytechnic Institute», Department of Computer Systems Software, Kyiv (Ukraine); **Lewis Roland W.**, Swansea University, Department of Civil Engineering, Swansea (United Kingdom); **Lvov Gennadiy**, Professor of National Technical University «Kharkiv Polytechnic Institute», Department of dynamics and strength of machines, Kharkiv (Ukraine); **Pukach Petro**, Professor of Lviv Polytechnic National University, Department of Computational Mathematics and Programming, Lviv (Ukraine); **Romualdovich Sergey**, Professor of National Aviation University, Department of Aircraft construction, Kyiv (Ukraine); **Sapountzakis Evangelos**, National Technical University of Athens, Civil Engineering, Athens (Greece); **Tornabene Francesco**, University of Bologna, Department DICAM, Bologna (Italy); **Uchino Kenji**, Pennsylvania State University, Electrical Engineering, University Park (USA); **Visser, Frank C.**, Flowserv, AMSS, Etten-Leur (Netherlands); **Yaroshevich Nikolai**, Professor of Lutsk National Technical University, Department of Branch Engineering, Lutsk (Ukraine)

## ENERGY-SAVING TECHNOLOGIES AND EQUIPMENT

**Acaroglu Mustafa**, Selcuk Universitesi, Department Energy Division, Konya (Turkey); **Avramenko Andriy**, Professor of Institute of Engineering Thermophysics of National academy of sciences of Ukraine, Department of heat and mass transfer and hydrodynamics in heat power equipment, Kyiv (Ukraine); **Besagni Giorgio**, Ricerca sul Sistema Energetico, Energy Systems Development Department, Milan (Italy); **Calise Francesco**, Universita degli Studi di Napoli Federico II, Department of Industrial Engineering, Naples (Italy); **Fialko Natalia**, Professor of Institute of Engineering Thermophysics of National academy of sciences of Ukraine, Department of energy efficient of heat technologies, Kyiv (Ukraine); **Guerrero Josep M.**, Aalborg Universitet, Energy Technology, Aalborg (Denmark); **Li Haiwen**, Kyushu University, Platform of Inter/Transdisciplinary Energy Research (Q-PIT), Fukuoka (Japan); **Liubarskyi Borys**, Professor of National Technical University «Kharkiv Polytechnic Institute», Department of electrical transport and diesel locomotive, Kharkiv (Ukraine); **Ma Zhenjun**, University of Wollongong, Sustainable Buildings Research Centre, Wollongong (Australia); **Morosuk Tatiana**, Technical University of Berlin, Institute for Energy Engineering, Berlin (Germany); **Popescu Mihaela**, University of Craiova, Department of Electromechanics, Environment and Applied Informatics, Craiova (Romania); **Rusanov Andrii**, Professor of A. Podgorny Institute of Mechanical Engineering Problems of the National Academy of Sciences of Ukraine, Department of Hydroaeromechanics of Power Machines, Kharkiv (Ukraine); **Santamouris Mattheos**, University of New South Wales, Built Environment, Sydney (Australia); **Sutikno Tole**, Professor of Universitas Ahmad Dahlan, Department of Electrical Engineering, Yogyakarta (Indonesia); **Tereshchenko Tatiana**, Professor of National Technical University of Ukraine «Kyiv Polytechnic Institute», Department of Industrial Electronics, Kyiv (Ukraine); **Yerokhov Valerij**, Professor of Lviv Polytechnic National University, Department of Semiconductor Electronics, Lviv (Ukraine)

## INFORMATION AND CONTROLLING SYSTEM

**Bezruk Valeriy**, Professor of Kharkiv National University of Radio Electronics, Department of Information and Network Engineering, Kharkiv (Ukraine); **Shcherbakova Galyna**, Associate professor of Odessa National Polytechnic University, Department of electronic apparatus & information technology, Odessa (Ukraine); **Uryvsky Leonid**, Professor of National Technical University of Ukraine «Igor Sikorsky Kyiv Polytechnic Institute», Department of telecommunication, Kyiv (Ukraine); **Sattarova Ulkar Eldar**, Associate Professor Azerbaijan University of Architecture and Construction, Department of Information technologies and systems, Baku (Azerbaijan); **Starovoitov Valery**, Professor, Doctor of sciences, United Institute of Informatics Problems, National Academy of Sciences of Belarus, Laboratory of System Identification, Minsk (Belarus); **Velychko Oleh**, Professor of State Enterprise «Ukrmetrteststandard», Institute of Electromagnetic Measurements, Kyiv (Ukraine); **Yatskiv Vasyl**, Associate professor of Ternopil National Economic University, Department of Cyber Security, Ternopil (Ukraine)

## ECOLOGY

**Boichenko Sergii**, Professor of National aviation universit, Department of ecology, Kyiv (Ukraine); **Gomelia Nikolai**, Professor of National Technical University of Ukraine «Igor Sikorsky Kyiv Polytechnic Institute», Department of Ecology and Technology of Plant Polymers, Kyiv (Ukraine); **Kisi Ozgur**, Ilia State University, Faculty of Natural Sciences and Engineering, Tbilisi (Georgia); **Makarynskyy Oleg**, Australian Institute of Marine Science, Arafura Timor Research Facility (Australia); **Remez Natalya**, Professor of National Technical University of Ukraine «Igor Sikorsky Kyiv Polytechnic Institute», Department of Environmental Engineering, Kyiv (Ukraine); **Scholz Miklas**, Lunds Universitet, Department of Water Resources Engineering, Lund (Sweden); **Shvedchykova Iryna**, Professor Kyiv National University of Technologies and Design, Department of Electronics and Electrical Engineering, Kyiv (Ukraine)

## TECHNOLOGY AND EQUIPMENT OF FOOD PRODUCTION

**Adegoke Gabriel**, Professor of University of Ibadan, Department of Food Technology, Ibadan (Nigeria); **Barreca Davide**, Universita degli Studi di Messina, Department of Chemical Biological Pharmaceutical and Environmental Sciences, Messina (Italy); **Burdo Oleg**, Professor of Odessa National Academy of Food Technologies, Department of processes, equipment and energy management, Odesa (Ukraine); **Effat Baher**, National Research Centre, Dairy Science Department, Cairo (Egypt); **Erkmen Osman**, Gaziantep Universitesi, Department of Food Engineering, Gaziantep (Turkey); **Hafiz Ansar Rasul Suleria**, PhD, Kansas State University, Department of Food, Nutrition, Dietetics and Health, Manhattan (USA); **Modi Vinod**, Central Food Technological Research Institute India, Department of Meat, Fish and Poultry Technology, Mysore (India); **Pavlyuk Raisa**, Professor of Kharkiv State University of Food Technology and Trade, Department of Technology processing of fruits, vegetables and milk, Kharkiv (Ukraine)

## MATERIALS SCIENCE

**Apostolopoulos Charis**, Patras University, Department of Mechanical Engineering and Aeronautics, Patra (Greece); **Buketov Andriy**, Professor of Kherson State Maritime Academy, Department of Transport technologies, Kherson (Ukraine); **Dubok Vitalii**, Professor of Taras Shevchenko National University of Kyiv, Department of Radiophysical Phaulyty, semiconductor physical chair, Kyiv (Ukraine); **Duriagina Zoi**, Professor of Lviv Polytechnic National University, Department of Applied Materials Science and Materials Engineering, Lviv (Ukraine); **Efremenko Vasily**, Professor of State Higher Educational Institution «Pria佐ivskyi State Technical University», Department of Physics, Mariupol (Ukraine); **Gevorkyan Edvin**, Professor of Ukrainian State University of Railway Transport, Department of Quality, standardization, certification and materials making technology, Kharkiv (Ukraine); **Gubicza Jenő**, Eötvös Loránd University, Department of Materials Physics, Budapest (Hungary); **Gupta Manoj**, National University of Singapore, Singapore City (Singapore); **Sobol Oleg**, Professor of National Technical University «Kharkiv Polytechnic Institute», Department of Materials Science, Kharkiv (Ukraine); **Yaremiy Ivan**, Professor of Vasyl Stepanov Precarpathian National University, Department of Material Science and New Technology, Ivano-Frankivsk (Ukraine)

|  |   |   |
|--|---|---|
| <b>Establishers</b><br>PC «TECHNOLOGY CENTER»<br>Ukrainian State University of<br>Railway Transport  | <b>Journal Indexing</b><br><ul style="list-style-type: none"><li>■ Scopus</li><li>■ CrossRef</li><li>■ American Chemical Society</li><li>■ EBSCO</li><li>■ Index Copernicus</li><li>■ Российский индекс научного цитирования (РИНЦ)</li><li>■ Ulrich's Periodicals Directory</li><li>■ DRIVER</li><li>■ Bielefeld Academic Search Engine (BASE)</li><li>■ WorldCat</li><li>■ Electronic Journals Library</li><li>■ DOAJ</li><li>■ ResearchBib</li><li>■ Polska Bibliografia Naukowa</li><li>■ Directory of Research Journals Indexing</li><li>■ Directory Indexing of International Research Journals</li><li>■ Open Academic Journals Index</li><li>■ Sherpa/Romeo</li></ul> | <b>Свідоцтво про державну<br/>реєстрації журналу</b><br>KB № 21546-11446 ПР від 08.09.2015<br><b>Атестовано</b><br>Вищою Атестаційною Комісією України<br>Перелік № 12 постанови Президії<br>BAK № 1-05.36 від 11.06.03<br>Постановою Президії ВАК України<br>№ 1-05/2 від 27.05.2009, № 1-05/3 від 08.07.2009<br>Бюлєтень ВАК України<br>Наказом Міністерства освіти і науки України<br>№ 793 від 04.07.2014<br><b>Підписано до друку</b><br>27.09.2018 р.<br>Формат 60 × 84 1/8.<br>Ум.-друк. арк. 9,25. Обл.-вид. арк. 8,60<br>Тираж 1000 екз. |
| <b>Publisher</b><br>PC «TECHNOLOGY CENTER»   |   |   |
| <b>Editorial office's and publisher's address:</b><br>Shatilova dacha str., 4, Kharkiv,<br>Ukraine, 61145  |   |   |
| <b>Contact information</b><br>Tel.: +38 (057) 750-89-90<br>E-mail: eejet.kh@gmail.com<br>Website: <a href="http://www.jet.com.ua">http://www.jet.com.ua</a> ,<br><a href="http://journals.uran.ua/eejet">http://journals.uran.ua/eejet</a> |   |   |

*Робота присвячена розробці та дослідженню нетрадиційного високоефективного розрядного кортежно-табличного логіко-оборотного методу, на основі якого створюються прецизійні моделі обчислювальних перетворювачів інформації, представленої у вигляді однополярних двійково-кодових операндів з позиційно-впорядкованої формою запису.*

*Сучасні моделі перетворювачів, побудовані традиційними методами, не несуть, як правило, обчислювального навантаження і є узгоджуючими компонентами, що забезпечують необхідну форму подання інформації, як на вході, так і на виході обчислювального пристроя. При цьому вони мають ряд обмежень, виконання яких вимагає апаратурної підтримки, що призводить до збільшення ваги і габаритів, погіршення надійності та енерго-часових показників, підвищенню варості.*

*Тому розробка нового нетрадиційного методу, що перетворює різного виду позиційно-впорядковані двійково-кодові операнди в певні значення кодової комбінації і, навпаки, використовуючи одні й ті ж табличні дані відповідності (попередньо обчислені), є актуальну задачею.*

*Метод включає: формування таблиць відповідності на базі формальної логіки; визначення значень коригуючих констант, використовуючи операцію XOR; ліквідацію інформаційної надмірності завдяки кортежній декомпозиції та синтез компонентів моделі обчислювального перетворювача інформації. Сукупність процедур забезпечує багатофункціональність, високу швидкодію і надійність, зменшення енергопотреблення при збереженні прецизійності результатів.*

*Верифікація запропонованої логіко-математичної моделі для створення ефективного методу, який перетворює різного виду двійково-кодові операнди, підтверджена розрахунками коригувальних констант, наведеними в таблицях, та експериментом. Експеримент проведено на розробленій фізичній моделі з єдиним числовим блоком пам'яті, яка перетворює двійковий код в код Грея і навпаки.*

*Запропоновані оригінальні багатофункціональні обчислювальні перетворювачі дозволяють з меншими енерго-часовими та апаратурними витратами вирішувати локальні завдання управління в комп'ютерно-інтегрованих системах спеціального призначення для управління високошвидкісними технологічними процесами або автономними фізичними об'єктами*

*Ключові слова: компоненти комп'ютерно-інтегрованих систем, кодоперетворення, двійковий-кодові операнди, розрядний кортежно-табличний логіко-оборотний метод*

UDC 681.5:519.24  
DOI: 10.15587/1729-4061.2018.142975

# BITWISE METHOD FOR THE BINARY-CODED OPERANDS CONVERSION BASED ON MATHEMATICAL LOGIC

A. Lukashenko

PhD, Senior Researcher\*

E-mail: ineks-kiev@ukr.net

D. Harder

Junior Researcher\*

E-mail: lukash\_d@ukr.net

V. Lukashenko

PhD, Junior Researcher\*

E. Fedorov

Doctor of Technical Sciences,

Associate Professor, Head of Department

Department of Computer Sciences

Donetsk National Technical University

Shybankova sq., 2, Pokrovsk, Ukraine, 85300

E-mail: yevhen.fedorov@donntu.edu.ua

V. Lukashenko

Doctor of Technical Sciences,

Professor, Head of Department\*\*

E-mail: ckc@chdtu.edu.ua

T. Utkina

PhD, Associate Professor\*\*

E-mail: t.utkina@chdtu.edu.ua

S. Mitsenko

PhD, Senior Lecturer\*\*

E-mail: s.mitsenko@chdtu.edu.ua

K. Rudakov

PhD, Senior Lecturer\*\*

E-mail: k.rudakov@chdtu.edu.ua

\*E. O. Paton Electric Welding

Kazymyra Malevycha str., 11, Kyiv, Ukraine, 03680

\*\*Department of Robotics

and Specialized Computer Systems

Cherkasy State Technological University

Shevchenka blvd., 460, Cherkasy, Ukraine, 18006

## 1. Introduction

At present, computer-integrated system (CIS) for special purposes are widely used in space technology, gyroscopic

platforms, radar installations, robotics, resource-saving technological complexes, etc., which operate in real time. The development of computational tools puts forward a number of tasks related to the need to meet the ever-increasing

requirements for CIS components in terms of performance speed, representation accuracy of calculation results, reliability, power consumption, weight, dimensions, and cost at the same time.

One of the main CIS components are the computational converters of binary-coded information.

Binary-coded operand converters with different systems of calculus are often the aligning components both at the input and output of a computing device. Such models of converters, built using traditional methods, are not typically computationally loaded. At the same time, they have a number of constraints meeting which requires hardware support, which leads to an increase in weight and dimensions, deterioration of reliability and energy-time indicators, and increases the cost. For example, the interference-resistant unweighted Gray code is not applicable for computational operations, which is why there is a need to convert it into a binary weighted code. That increases hardware, energy, and time costs, resulting in a clear decrease in the CIS structure parameters in general and deterioration of its technical-economic indicators.

Computational converters of binary-coded systems that operating under extreme conditions are mostly built on the basis of classical tabular methods (CTM) or tabular-algorithmic methods (TAM). The CTM tables contain two sets: values for the input codes (argument)  $\{x_i\}$  and values for the output codes (function)  $\{y_i\}$ , while the TAM tables include  $\{x_i\}$  and the corresponding values for corrective constants  $\{\Delta_i\}$ .

The procedure of conversion implementation comes down to constructing a read only memory (ROM), consisting of a decoder for CTM, or a combinational circuit for the TAM address scheme and numeric memory blocks that store, respectively, the sets  $\{y_i\}$  or  $\{\Delta_i\}$ .

The advantage of ROM fabricated based on CTM on a single chip is their small weight and dimensions, high performance speed and high reliability, and their low cost at industrial production.

It is known that the volume of ROM depends on the bit size of the operands, for example, for  $n \geq 32$  bits, ROM volume reaches  $\geq 1,011$  bits. Despite advances in micro- and nanotechnologies, when manufacturing large integrated circuits (LIC) with a high degree of integration, there increases the percentage of defective crystals per plate and, as a consequence, the cost of ROM LIC grows. At the same time, there is an increase in the number of hidden technological defects, which reduces the reliability of the product.

The task on compressing the volume of tables is resolved by applying tabular-algorithmic methods, at which ROM records corrective constants, most often the results of calculations for part of the source data set, using the arithmetic and logical operations. This is not acceptable for special purpose systems that working in real time, due to the increased time on time-consuming operations, such as multiplication, division, etc. when processing code combinations.

Despite the large number of papers on methods for converting the binary-coded operands [1–21], there is no unified theory for the unconventional method of bitwise code conversion with different number systems. It is desirable that it should contain simple ratios that would link the values for binary-coded operands not only for different types of number systems, but also the unipolar codes with a positional form of notation.

The search for new principles of conversion has led to the development of the unconventional bitwise tuple-tabular

logical-reverse (BTTLR) method of hardware implementation, based on the proposed mathematical logic (ML). It makes it possible to directly convert the value of input information in the form of a multi-bit binary coded combination in a single number system into the corresponding value of output in the form of a binary code of another number system. A limitation in the application of this method is the execution of positioning, orderliness, and a unipolar form of the operand notation.

Thus, a BTTLR method of hardware implementation is promising for further development and introduction of new principles for the binary-code conversion designed for special purposes CIS that covers a rather broad scope of industry and science.

## 2. Literature review and problem statement

Traditional methods to convert multi-bit binary-coded operands do not always meet the high requirements put to the modern components of special-purpose CIS due to the large number of additional discrete elements or considerable time cost. For example, the implementation of converters based on software algorithm is distinguished by high flexibility, but they are characterized by a slow information processing rate and the complexity of computation [1].

Authors of paper [2] examine the transformation of information using the optimal choice of the generating polynomial. However, obtaining a result using it includes long arithmetic operations: multiplication, exponentiation, etc.

The disadvantage of known specialized digital conversion systems, which are manufactured by firms Fourier Systems Ltd. (Israel) [3], PascoInc. (United States) [4], Phywe GmbH (Germany) [5], is their high cost.

In addition, there are information converters for the industrial automation systems [6], which require additional equipment to align signals from sensors with computational devices, which leads to the bulkiness of the converter and increases the cost of the complex in general.

The designed hardware-software platform [7] only partially eliminates the above shortcomings, but requires additional expenditures for the development of proprietary software.

The high-performance methods for converting the binary-coded special-purpose operands include tabular methods [8]. However, when processing multi-bit information, they require a significant volume of ROM, for example, a volume of the numeric memory block for operands with a bit size of  $n=32$  is  $32 \cdot (2^{32}-1) \approx 10^{11}$  bits. This reduces the percentage of yield of suitable crystals per plate and, as a consequence, increases the cost of the product.

Several important results were reported in papers that relate to the structural organization [9], generation [10], and determining the best binary cyclic codes [11], however, their disadvantage is the slow performance of the information conversion process.

Paper [12] shows that the most widely used codes in computational equipment are the binary-decimal codes that satisfy the condition for uniqueness, they have the properties of additivity, orderliness, balance, parity, addititonality. However, the code «8, 4, 2, 1» hinders the formation of transfer from a lower tetrad to the higher tetrad. The code with a «redundant 3» lacks the property of weighting. The code «2, 4, 2, 1» with an artificial order of weights lacks the

mutually unambiguous correspondence between decimal digits and their binary codes.

Also of interest are the weighted codes in the binary numeral system [13] whose main advantage is the universality of number representations, while the drawback is performing arithmetic operations only at full-bit representation of multi-bit operands. That reduces the information conversion speed, which is not always acceptable for the special purpose CIS components.

The sign-bit number system [14] has a number of advantages: the possibility of organizing digital information processing from higher bits to the lower ones; the extensibility of computation bit size. The main disadvantage is slow performance due to the local distribution of carries when performing arithmetic operations.

A significant improvement in performance is provided by a parallel implementation of basic arithmetic operations and a reduction in the amount of memory for function tabulations when using code combinations in the system of residual classes (SRC). However, the obstacle to widespread application of SRC for the specialized computing tools is the complicated division algorithms (when a result is not an integer) and the difficulty in locating an overflow [13].

Work [15] fails to provide a description of the method for an error-free recovery of the original coded information at a reverse operation. Despite the large number of papers on the conversion of codes, there are no any grouped set of different kinds of binary-coded operands, which are the most needed ones for special-purpose systems. For instance, there are no descriptions of conversion of the non-weighted noise-resistant code with a positional notation or a unipolar noise-like code directly into a binary code of the value for a transcendent function and vice versa. Therefore, development of the method for converting the codes of different number systems using a common methodological and information basis is a promising task.

### 3. The aim and objectives of the study

The aim of this study is to develop a bitwise tuple-tabular logical-reverse method for converting multibit binary-coded operands with a positionally-ordered notation based on mathematical logic for the computer-integrated systems for special purposes.

To accomplish the aim, the following tasks have been set:

- to generate a set of modern positionally-ordered binary-coded (POBC) operands for the special purpose CIS components;
- to define a formalized logical-mathematical model that would describe the direct and inverse conversion of POBC multi-bit operands using corrective constants for different number systems;
- to implement the principles of forming the output binary-coded operands based on the adjustment of input codes;
- to build a multifunctional model for converting a noise-resistant code with a positional notation into multi-bit binary-coded combinations of values for functions  $\sin(x)$ ,  $\operatorname{tg}(x)$ ,  $\operatorname{th}(x)$  and a natural binary code based on BTLLR method;
- to verify the proposed BTLLR method based on the designed physical model that would convert the Gray code into a weighted binary code and vice versa, utilizing the same volume of the memory numeric block.

### 4. Defining the class of positionally-ordered binary-coded operands for the special purpose converters

The complexity of tasks on managing objects within CIS, and especially in the special-purpose systems, is explained by the increased requirements to the basic technical-economic indicators of their components (such as performance speed, accuracy, reliability, power consumption, weight, dimensions, and cost).

We should note the peculiarity in the design and manufacture of special purpose converters. That implies that one knows in advance the input set of the converted operands in a single number system and the corresponding output set of the same or a completely different number system of the converted binary-coded operands [16–18].

A customer often demands that high performance speed, high accuracy, high reliability, good weight-and-size indices, low cost, small energy consumption and reversibility should be simultaneously ensured [19–21].

Conversion reversibility is characterized by that in the application of a reverse operation, the source information is restored without errors [22–25].

Fig. 1 shows a set of binary-coded operands for the direct and inverse conversion, which are most in demand in the special purpose CIS.

The principal attributes of the models of computational information converters for special purposes are positioning, orderliness, representation of the binary-coded operands in the form  $(0, +1)$ , codes with a positional unipolar notation, codes from different number systems.

An analysis of the set of existing binary-coded operands (Fig. 1) confirms the variety of their notation systems. Some of them do not contain computational operations and are applied to match the input information source and the computational unit of a special-purpose CIS.

The problem is that there are no simple correlations linking the values for different types of the positionally-ordered binary-coded operands regardless of number systems and the form of notation.




Fig. 1. A set of different kinds of binary-coded operands that are employed in special-purpose systems

To this end, it is proposed to reproduce a unified formalized model to describe the procedure of converting codes of different kinds based on mathematical logic.

## 5. Formalized logic-mathematical model for converting binary-coded operands of various types

A *logic-mathematical model* (LMM) for the formalized description of the procedure to convert the positionally-ordered input operands into respective output binary-coded operands is constructed using corrective constants derived from the *XOR* operation within Zhegalkin algebra.

A special feature of the formal logic is that one defines the location (position) of unity «1» and zero «0».

Let the positionally-ordered converted set  $X$  and its corresponding predefined converted set  $Y$  of binary-coded sequences be recorded in the following form:

$$\left. \begin{array}{l} X = (x_{n-1} x_{n-2} \dots x_{n-i} \dots x_1 x_0), \\ Y = (y_{n-1} y_{n-2} \dots y_{n-i} \dots y_1 y_0). \end{array} \right\} \quad (1)$$

A bitwise difference between the code sequence that is converted and the code sequence that has been converted, when using the properties of the Zhegalkin algebra's *XOR* operation, takes the form:

$$\begin{aligned} \Delta_{\oplus} &= X \oplus Y = \\ &= (x_{n-1} \oplus y_{n-1}) \dots (x_{n-i} \oplus y_{n-i}) \dots (x_1 \oplus y_1) (x_0 \oplus y_0), \end{aligned} \quad (2)$$

where

$$\begin{aligned} (x_{n-1} \oplus y_{n-1}) &= \Delta_{n-1}; \dots (x_{n-i} \oplus y_{n-i}) = \\ &= \Delta_{n-i}; \dots (x_1 \oplus y_1) = \Delta_1; (x_0 \oplus y_0) = \Delta_0. \end{aligned}$$

A positionally-ordered code of the difference is a corrective constant  $\Delta_{\oplus}$  that is represented in the following form:

$$\Delta_{\oplus} = (\Delta_{n-1} \Delta_{n-2} \dots \Delta_{n-i} \dots \Delta_1 \Delta_0). \quad (3)$$

Code sequence (3) maintains positionality and orderliness:

$$\begin{aligned} 0 < \Delta_0 < \Delta_1 < \Delta_2 < \dots < \Delta_{n-i} < \dots < \Delta_{n-2} < \Delta_{n-1}, \\ 0 > \Delta_1 > \Delta_2 > \dots > \Delta_{n-i} > \dots > \Delta_{n-2} > \Delta_{n-1}. \end{aligned} \quad (4)$$

The positionally-ordered sequence of the converted code (direct code) is calculated using LMM, recorded in the following form:

$$\begin{aligned} Y &= X \oplus \Delta_{\oplus} = \\ &= (x_{n-1} \oplus \Delta_{n-1}) \dots (x_{n-i} \oplus \Delta_{n-i}) \dots (x_1 \oplus \Delta_1) \dots (x_0 \oplus \Delta_0). \end{aligned} \quad (5)$$

The positionally-ordered sequence of the inverse code (inverse transform) based on the properties of the *XOR* operation is calculated from formula:

$$\begin{aligned} X &= \Delta_{\oplus} \oplus Y = \\ &= (\Delta_{n-1} \oplus y_{n-1}) \dots (\Delta_{n-i} \oplus y_{n-i}) \dots (\Delta_1 \oplus y_1) \dots (\Delta_0 \oplus y_0). \end{aligned} \quad (6)$$

It follows from formulae (3), (5) and (6) that the representation of the set of direct and inverse codes employs the same set of codes of corrective constants, that is, the same volume of tables.

Investigating LMM for direct and inverse transforms has showed that their characteristic features are:

- the absence of lengthy arithmetic operations, which improves performance speed;

- the lack of additivity eliminates the expectation to represent operands only in full-bit form for further conversion, which makes it possible to process operands from high-order bits to low-order bits and vice versa. That speeds up the process of information processing;

- the scalability of bit size, which improves the accuracy of information representation;

- the possibility of parallel information processing, which reduces the time of delay to derive a result;

- the possibility to represent direct and inverse coded operations at the same volume of tables of corrective constants, which reduces the overall memory volume compared with classical tabular methods (CTM).

Desire to compress the volume of tables that store information to generate the results of representation of the output binary-coded operands has led to the implementation of appropriate principles aimed to condense information.

## 6. Principles of forming the output binary-coded operands based on the input code correction

It is known that the method is characterized by the combination of techniques for applying the principles and means of hardware implementation [22–25].

*The principle of formal logic* underlies the design of the bit tuple-tabular logic-reverse (BTTLR) method for the hardware implementation of high-speed conversion of multi-bit binary-codes operands by the components of special-purpose CIS.

At the stage of preliminary preparation, we perform the procedure to level the bit size of the operands. We insert «0» after comma (after a lower bit), or before a comma, we insert «0» before a higher bit.

Since the emergence of «1» and «0» in the binary-codes operands  $X$  and  $Y$  at a bit size  $n \geq 8$  are equally likely, there is a possibility to use the array of input information  $X$  with further adjustment.

*The principle of determining the difference* between the positionally-ordered binary-coded operands  $X$  and  $Y$  is built based on the logical *XOR* operation.

*The principle of forming the output set* of respective multi-bit unipolar positionally-ordered binary-coded operands implies the adjustment of the input set of independent variables using low-bit constants.

Search for compacting the set of corrective constants has led to the application of the *principle of decomposition of the structured multi-bit input and output codes* based on the low-bit tuples followed by determining the difference between them.

Examples of tuple decomposition of the sets of input  $X$  binary-coded operands with corresponding numbers and the positionally-ordered subsets of low-bit tuples  $r_x$  in the general form are given in Table 1.

Examples of tuple decomposition of the sets of the corresponding input  $X$  binary-coded operands with corresponding numbers and the positionally-ordered subsets of low-bit tuples  $r_x$  in the general form are given in Table 2.

Table 3 gives, in the general form, the relational model of binary-coded operands of the respective number and the subsets of tuples of corrective constants  $\Delta$  calculated from formula (2).

**Table 1**  
**Relational model of tuples and domains  
of the converted code sequence  $X$**

| No. of set of operands $X$ | Subset of tuples of higher bits $X$       | Subset of tuples of the $i$ -th bits $X$ | Subset of tuples of lower bits $X$ |
|----------------------------|---|--|------------------------------------|
| $X_1$                      | $x_{n-1,1} x_{n-2,1} x_{n-3,1} x_{n-4,1}$ | $\dots x_{i,1} \dots$                    | $x_{3,1} x_{2,1} x_{1,1} x_{0,1}$  |
| $X_2$                      | $x_{n-1,2} x_{n-2,2} x_{n-3,2} x_{n-4,2}$ | $\dots x_{i,2} \dots$                    | $x_{3,2} x_{2,2} x_{1,2} x_{0,2}$  |
| $\dots$                    | $\dots$                                   | $\dots$                                  | $\dots$                            |
| $X_k$                      | $x_{n-1,k} x_{n-2,k} x_{n-3,k} x_{n-4,k}$ | $\dots x_{i,3} \dots$                    | $x_{3,k} x_{2,k} x_{1,k} x_{0,k}$  |
| $X_r$                      | $r_{1x}$                                  | $r_{ix}$                                 | $r_{mx}$                           |

**Table 2**  
**Relational model of tuples and domains  
of the code sequence  $Y$  that has been converted**

| No. of set of operands $Y$ | Subset of tuples of higher bits $Y$       | Subset of tuples of the $i$ -th bits $Y$ | Subset of tuples of lower bits $Y$ |
|----------------------------|---|--|------------------------------------|
| $Y_1$                      | $y_{n-1,1} y_{n-2,1} y_{n-3,1} y_{n-4,1}$ | $\dots y_{i,1} \dots$                    | $y_{3,1} y_{2,1} y_{1,1} y_{0,1}$  |
| $Y_2$                      | $y_{n-1,2} y_{n-2,2} y_{n-3,2} y_{n-4,2}$ | $\dots y_{i,2} \dots$                    | $y_{3,2} y_{2,2} y_{1,2} y_{0,2}$  |
| $\dots$                    | $\dots$                                   | $\dots$                                  | $\dots$                            |
| $Y_k$                      | $y_{n-1,k} y_{n-2,k} y_{n-3,k} y_{n-4,k}$ | $\dots y_{i,3} \dots$                    | $y_{3,k} y_{2,k} y_{1,k} y_{0,k}$  |
| $Y_r$                      | $r_{1y}$                                  | $r_{iy}$                                 | $r_{my}$                           |

**Table 3**  
**Relational model of code sequences  
of the tuples of corrective constants  $\Delta$  and domains**

| No. of set of constants $\Delta$ | Subset of tuples of higher bits $\Delta$                      | Subset of tuples of the $i$ -th bits $\Delta$ | Subset of tuples of lower bits $\Delta$               |
|----------------------------------|---|---|---|
| $\Delta_1$                       | $\Delta_{n-1,1} \Delta_{n-2,1} \Delta_{n-3,1} \Delta_{n-4,1}$ | $\dots \Delta_{i,1} \dots$                    | $\Delta_{3,1} \Delta_{2,1} \Delta_{1,1} \Delta_{0,1}$ |
| $\Delta_2$                       | $\Delta_{n-1,2} \Delta_{n-2,2} \Delta_{n-3,2} \Delta_{n-4,2}$ | $\dots \Delta_{i,2} \dots$                    | $\Delta_{3,2} \Delta_{2,2} \Delta_{1,2} \Delta_{0,2}$ |
| $\dots$                          | $\dots$   | $\dots$                                       | $\dots$   |
| $\Delta_k$                       | $\Delta_{n-1,k} \Delta_{n-2,k} \Delta_{n-3,k} \Delta_{n-4,k}$ | $\dots \Delta_{i,3} \dots$                    | $\Delta_{3,k} \Delta_{2,k} \Delta_{1,k} \Delta_{0,k}$ |
| $\Delta_r$                       | $r_{1\Delta}$   | $r_{i\Delta}$                                 | $r_{m\Delta}$   |

The principle of forming the output code combination  $Y$  is based on the application of the logical operation of concatenation.

The result of concatenation is the following form of the multi-bit positionally-ordered binary-coded combination:

$$Y = r_{1y} \dots r_{iy} \dots r_{my}.$$

The totality of employment of the specified principles has allowed us to form directly (bypassing the cost of the procedure for information adjustment of different number systems) a set of multi-bit polyfunctional binary-coded operands.

Volume of the set of corrective constants  $\Delta_{k,\omega}$  for each tuple at the same length of bit size  $r$  is calculated from formula:

$$V_r = r \cdot (2^r - 1) \text{ bits.} \quad (7)$$

At the parallel conversion of  $n$ -bit codes, the volume of tables of corrective constants is derived from formula:

$$V_n = \left[ \left( n^2/r \right) \cdot (2^r - 1) \right] \text{ bits.}$$

When compared to the classical tabular method, the volume of stored tables reduces owing to that  $r \ll n$  by approximately:

$$V_{CTM}/V_{BTTLR} = n \cdot (2^n - 1) / \left( n^2/r \right) \cdot (2^r - 1) \approx \\ \approx (r/n) \cdot (2^{n-r}) \text{ times.}$$

Verification of the information compression principles is confirmed by the specific examples [22, 24–27] shown in Tables 4, 5, and the histogram in Fig. 2.

The relational model of decomposition of values for the positionally-ordered non-weighted noise-resistant Gray code and the corresponding values for the measured binary code of functions  $Y_s = \sin(x)$ ,  $Y_{tg} = \operatorname{tg}(x)$ ,  $Y_{th} = \operatorname{th}(x)$  for  $n=8$  are given in Table 4.

**Table 4**  
**Relational model of values for the Gray code  
and output binary codes of functions**

| No. of entry | Decomposition values for the input noise-resistant (INR) code |                  | Decomposition values for respective functions based on tuples in the binary number system |                                 |                                 |          |          |           |           |           |           |
|--------------|---|------------------|---|---------------------------------|---------------------------------|----------|----------|-----------|-----------|-----------|-----------|
|              | INR <sub>1</sub>  | INR <sub>2</sub> | $Y_s = \sin(x)$   | $Y_{tg} = \operatorname{tg}(x)$ | $Y_{th} = \operatorname{th}(x)$ | $Y_{1s}$ | $Y_{2s}$ | $Y_{1tg}$ | $Y_{2tg}$ | $Y_{1th}$ | $Y_{2th}$ |
| 1            | 0001  | 1000             | .0011   | 0010                            | .0010                           | 0010     | .0011    | 0010      |           |           |           |
| 2            | 0001  | 1001             | .0011   | 0100                            | .0011                           | 0100     | .0011    | 0110      |           |           |           |
| 3            | 0001  | 1011             | .0011   | 0110                            | .0011                           | 0110     | .0011    | 1000      |           |           |           |
| 4            | 0001  | 1010             | .0011   | 1010                            | .0011                           | 1010     | .0011    | 1010      |           |           |           |
| 5            | 0001  | 1110             | .0011   | 1110                            | .0011                           | 1100     | .0011    | 1110      |           |           |           |
| 6            | 0001  | 1111             | .0011   | 1100                            | .0011                           | 1110     | .0100    | 0000      |           |           |           |
| 7            | 0001  | 1101             | .0100   | 0000                            | .0100                           | 0000     | .0100    | 0100      |           |           |           |
| 8            | 0001  | 1100             | .0100   | 0100                            | .0100                           | 0010     | .0100    | 0110      |           |           |           |
| 9            | 0001  | 0100             | .0100   | 0110                            | .0100                           | 0100     | .0100    | 0100      |           |           |           |
| 10           | 0001  | 0101             | .0100   | 1000                            | .0100                           | 0000     | .0100    | 1100      |           |           |           |
| 11           | 0001  | 0111             | .0100   | 1010                            | .0100                           | 1100     | .0100    | 1100      |           |           |           |

Note: INR<sub>1</sub>; INR<sub>2</sub> are the values for the higher and lowe tuples, respectively, of the noise-resistant Gray code

The relational model of decomposition of values for the non-weighted positionally-ordered noise-resistant Gray code and the corresponding tuples of values for the corrective constants  $\Delta$  are given in Table 5.

An analysis of values in the tuples of corrective constants for functions  $\sin(x)$ ,  $\operatorname{tg}(x)$ ,  $\operatorname{th}(x)$  reveals the multitude of the same values, indicating information redundancy.

In order to visualize results of the tuple decomposition of structured corrective constants derived from formula (2), we constructed a histogram shown in Fig. 2.

Table 5

**Relational model of values for the Gray code and values for the corrective constants**

| No.<br>of<br>entry | Decomposition<br>values for the<br>input noise-resis-<br>tant (INR) code |                  | Decomposition values for the correc-<br>tive constants based on tuples of the<br>binary-coded combinations for respec-<br>tive functions |               |                |                |                |                |
|--------------------|--|------------------|--|---------------|----------------|----------------|----------------|----------------|
|                    |  |                  | sin(x)   |               | tg(x)          |                | th(x)          |                |
|                    | INR <sub>1</sub>   | INR <sub>2</sub> | $\Delta_{1s}$  | $\Delta_{2s}$ | $\Delta_{1tg}$ | $\Delta_{2tg}$ | $\Delta_{1th}$ | $\Delta_{2th}$ |
| 1                  | 0001   | 1000             | 0010   | 1010          | 0011           | 1010           | 0010           | 1010           |
| 2                  | 0001   | 1001             | 0010   | 1101          | 0010           | 1101           | 0010           | 1111           |
| 3                  | 0001   | 1011             | 0010   | 1101          | 0010           | 1101           | 0010           | 0011           |
| 4                  | 0001   | 1010             | 0010   | 0000          | 0010           | 0000           | 0010           | 0000           |
| 5                  | 0001   | 1110             | 0010   | 0000          | 0010           | 0010           | 0010           | 0000           |
| 6                  | 0001   | 1111             | 0010   | 0011          | 0010           | 0001           | 0101           | 1111           |
| 7                  | 0001   | 1101             | 0101   | 1101          | 0101           | 1101           | 0101           | 1001           |
| 8                  | 0001   | 1100             | 0101   | 1000          | 0101           | 1110           | 0101           | 1010           |
| 9                  | 0001   | 0100             | 0101   | 0010          | 0101           | 0000           | 0101           | 0000           |
| 10                 | 0001   | 0101             | 0101   | 1101          | 0101           | 0101           | 0101           | 1001           |
| 11                 | 0001   | 0111             | 0101   | 1101          | 0101           | 1011           | 0101           | 1011           |




Fig. 2. Histogram of the number of corrective constants for the direct and reverse conversion of a noise-resistant code.

Note:  $N$  is the number of identical values of corrective constants

Fig. 2 shows the redundancy (multitude of identical values) of constants (some are repeated 17, 18 times), which makes it possible to reduce the total volume of tables. In addition, owing to the  $XOR$  operation, the number of corrective constants for the direct and reverse conversion of codes according to formulae (5) and (6) is maintained.

During hardware implementation, the memory's numeric block (NB) records one constant (from the multitude of the same) and one volume for corrective constants for the direct and reverse conversion, which significantly reduces the total amount of memory's NB.

It should be noted that with a substantial reduction in the volume of memory's NB the information content is preserved.

The proposed method has been developed and protected by patents for invention: «Multifunctional tabular-logic co-processor»;

«Co-processor for computing values for the «direct» and «inverse» functions; «Converter of binary code into unipolar inverse codes, and vice versa» [22, 24, 25].

They differ from those already known, given the multifunctionality, by low hardware cost for the implementation of tables and by the improved reliability, by the increased time between failures, by high-speed performance owing to the use of the logical operations «AND», «OR»,  $XOR$  only.

### 7. Multifunctional model of the noise-resistant code conversion into a set of operands for function values

One means of hardware implementation [22, 24–27], based on the BTTLR method, is a multifunctional model (Fig. 3) for converting the noise-resistant non-weighted Gray code into the respective binary function codes  $Y_s=\sin(x)$ ,  $Y_{tg}=\operatorname{tg}(x)$ ,  $Y_{th}=\operatorname{th}(x)$  and a binary code.

The algorithm for generating the output values for the respective operands based on model (Fig. 3) after traditional preparatory operations implies the following:

1. Record the Gray code into the register for code inputs.
2. Recognize the respective Gray code combination by using a matching address scheme.
3. Read the tuples of corrective constants from memory's NB, which were recorded previously.
4. Corrective constants appear at the computational register inputs by the corrective feedback.
5. Triggers of the register change their state, under the action of unities from the corrective constant, to the opposite state.
6. The generated corresponding function code appears at the register outputs and at the inputs of the gate block.
7. The function code is received at the gate block outlet under the influence of the generated pulse.
8. The corresponding function's value appears by the reverse information link at the inputs of the converter inside the crystal, which are connected to the external bus «input/output».

It should be noted that the conversion algorithm has the same structure of operations when representing the code values for functions  $Y_s=\sin(x)$ ,  $Y_{tg}=\operatorname{tg}(x)$ ,  $Y_{th}=\operatorname{th}(x)$  and a binary code.




Fig. 3. Model of the Gray code conversion into the function codes and a binary code

In Fig. 3, symbols and digits Rg 1, «Combinational circuit of address» 2, 13, 23, 29, «NB» 12, «T» 7, «G» 22 denote the input/output register, combinational circuits of address, memory's NB, a trigger, a block of gates; digits 9, 10, 18, 19, 28, 34 are the external control buses: «trigger start», «reset», «run to represent functions  $Y_s = \sin(x)$ ,  $Y_{tg} = \text{tg}(x)$ ,  $Y_{th} = \text{th}(x)$  and a binary code, respectively.

A special feature of the model (Fig. 3) is the uniformity of topologies for 4 elements «AND» and 4 combinational circuits of address. In addition, 4 conversion procedures utilize a single memory's NB that stores constants, and a single register that performs the functions of receiving an input code and adjusting it to the output code. It facilitates the work of the builder, reduces the number of errors when designing topologies. A two-fold decrease in the number of registers and the use of a single memory's NB reduce hardware costs, lower power consumption, and improve reliability.

## 9. Discussion of results of examining a logic-reverse operation when restoring the converted code

We have experimentally confirmed verification of the model for converting the Gray code with a positionally-ordered notation into a binary code, and vice versa, conversely, at the designed bench shown in Fig. 4.




Fig. 4. Multifunctional educational-research bench

In Fig. 4:

Examined blocks:

1a – converters of the Gray code into a binary code and vice versa (these include: a coded disk, engine, control and visualization system, power supply);

1b – Barker code (it includes: a code generator, analytical unit that generates correlation functions).

2 – power supply unit ( $U_1=5$  V;  $U_2=+12$  V;  $U_3=-12$  V).

3 – generator of noise signals.

4 – oscilloscope S1-55.

5 – combined digital device Shch4300.

6 – Acer Extensa 5220 laptop (connected to the generator of noise signals).

Experimental tests have confirmed that values for a binary code (direct conversion) and for the Gray code (reverse conversion) are generated using the same volume of memory's NB.

The experiment has confirmed a 100%-recovery verification of the input code applying the developed physical model, which implements the method proposed.

Thus, this study into the proposed method and model has confirmed the convergence between theoretical and practical results.

The drawback is the application of the proposed method only for the special-purpose control systems components.

In the future, it is of interest to investigate the effect of length (uniform and non-uniform) of tuples' bits on the binary-coded operations.

The in-depth research into these issues should be based on the predefined technical characteristics of the designed CIS.

## 10. Conclusions

1. We have analyzed and formed a class of modern positionally-ordered binary codes that are most effectively implemented based on the proposed method for the components of special-purpose CIS. That made it possible to expand the scientific and technical base for designing computational information converters.

2. A logic-mathematical model has been proposed, whose special feature is: the presence of simple correlations linking values for different types of positionally-ordered binary-coded operands regardless of number systems; the ease of hardware implementation; the absence of lengthy arithmetic operations. In combination, this accelerates the design process of computational information converters.

3. We have implemented the principles of generation of output binary-coded operands based on the adjustment of input codes, which formed the base for the development of a bitwise tuple-tabular logic-reverse conversion methods, specifically:

– the principle of formal logic that ensures the formalization of the conversion process;

– the principle of determining the difference between the input and output multi-bit codes using the properties of the logical XOR operation. That provides for a decrease in the volume of tables of corrective constants by not less than 2 times, and improves performance speed;

– the principle of forming an output set of respective multi-bit unipolar positionally-ordered binary-coded operands using the adjustment of the input set of operands. That has made it possible to reduce the number of registers by 2 times, to decrease power consumption, and to improve reliability;

– the principle of decomposition of the structured multi-bit input and output codes for low-bit tuples and with the subsequent determining the difference between them, which has allowed us to identify a large number of identical values for tuples;

– the principle of generation of the output code combination based on applying the logical operation of concatenation, which has made it possible to speed up the process of forming the input value for the respective code.

4. We have developed a multifunctional model for converting the Gray code values with a positional notation into the codes of values for transcendental functions and a natural binary code. A special feature of the model is:

– the conversion algorithm has a uniform structure of operations, ensuring high regularity of implementation when representing many functions;

– the uniformity of topologies for 4 elements «AND», 4 combinational circuits of address facilitate the work of a builder, reducing the number of errors in design;

– it reduces the number of registers by 2 times and utilizes one numeric memory block for 4 conversion procedures, resulting in lower power consumption and increased reliability.

5. A special feature of the developed bitwise tuple-tabular logic-reverse method for converting various kinds of binary-coded multi-bit operands with a positionally-ordered notation is:

– the formalization of the process of their conversion, owing to the employment of formal logic. This expands the scope of their application and simplifies the process of converting binary-coded multi-bit operands;

– high performance owing to the high degree of parallelism in the information processing;

– the possibility of a tuple build-up that provides increased accuracy;

– the restoration of the input code without an error during logic-reverse procedure using the same volume of tables of corrective constants.

6. Based on the developed structural, functional, and fundamental electrical circuits, we have constructed a physical model to investigate the code conversion procedure, which is built into a multifunctional educational-research bench. Verification of the theoretical conclusions has been confirmed by the results of the experimental study.

## References

1. Nguyen G. D. Fast CRCs // IEEE Transactions on Computers. 2009. Vol. 58, Issue 10. P. 1321–1331. doi: <https://doi.org/10.1109/tc.2009.83>
2. Ahmad A., Hayat L. Selection of Polynomials for Cyclic Redundancy Check for the use of High Speed Embedded – An Algorithmic Procedure // WSEAS Transactions on Computers. 2011. Vol. 10, Issue 1. P. 16–20.
3. PASCO. URL: <http://pasco.com/>
4. PHYWE – Cobra4 Wireless. URL: <https://www.phywe.com/en/cobra4-wireless-link.html>
5. L-CARD. URL: <http://www.lcard.ru>
6. Semerenko V. P. Theory and practice of crc codes: new results based on automaton models // Eastern-European Journal of Enterprise Technologies. 2015. Vol. 4, Issue 9 (76). P. 38–48. doi: <https://doi.org/10.15587/1729-4061.2015.47860>
7. Galuza A. A., Kolenov I. V., Belyaeva A. I. Software and hardware platform for developing laboratory experiment automation systems // Eastern-European Journal of Enterprise Technologies. 2013. Vol. 5, Issue 9 (65). P. 11–16. URL: <http://journals.uran.ua/eejet/article/view/18446/16193>
8. Sarwate D. V. Computation of cyclic redundancy checks via table look-up // Communications of the ACM. 1988. Vol. 31, Issue 8. P. 1008–1013. doi: <https://doi.org/10.1145/63030.63037>
9. Semerenko V. P. Estimation of the correcting capability of cyclic codes based on their automation models // Eastern-European Journal of Enterprise Technologies. 2015. Vol. 2, Issue 9 (74). P. 16–24. doi: <https://doi.org/10.15587/1729-4061.2015.39947>
10. Krishna K. V. An Optimization Technique for CRC Generation // International Journal of Computer Trends and Technology (IJCTT). 2013. Vol. 4, Issue 9. P. 3260–3265.
11. Baicheva T. Determination of the Best CRC Codes with up to 10-Bit Redundancy // IEEE Transactions on Communications. 2008. Vol. 56, Issue 8. P. 1214–1220. doi: <https://doi.org/10.1109/tcomm.2008.070033>
12. Osinin I. P., Knyaz'kov V. S. Organizaciya parallel'no-konveyernogo SBIS-processora dlya pryamogo modulyarnogo preobrazovaniya chisel na osnove arifmetiki razryadnyh srezov // Izvestiya vysshih uchebnyh zavedeniy. Povolzhskiy region. Tekhnicheskie nauki. 2014. Issue 3 (31). P. 5–13.
13. Korneychuk V. I., Tarasenko V. P. Osnovy komp'yuternoy arifmetiki. Kyiv: Korniychuk, 2003. 176 p.
14. Sergeev A. M. Ob osobennostyah predstavleniya chisel pri znakorazryadnom kodirovaniyu i vychislitel'niy eksperiment s nimi // Informacionno-upravlyayushchie sistemy. 2006. Issue 3. P. 56–58.
15. Riznyk O., Balych B., Yurchak I. A synthesis of barker sequences is by means of numerical bundles // 2017 14th International Conference The Experience of Designing and Application of CAD Systems in Microelectronics (CADSM). 2017. doi: <https://doi.org/10.1109/cadsm.2017.7916090>
16. Semerenko V. The Theory of Parallel CRC Codes Based on Automaton Models // Eastern-European Journal of Enterprise Technologies. 2016. Vol. 6, Issue 9 (84). P. 45–55. doi: <https://doi.org/10.15587/1729-4061.2016.85603>
17. Semerenko V. P. Paralelni tsyklichni kody // Visnyk VPI. 2014. Issue 6. P. 65–72.
18. Grymel M., Furber S. B. A Novel Programmable Parallel CRC Circuit // IEEE Transactions on Very Large Scale Integration (VLSI) Systems. 2011. Vol. 19, Issue 10. P. 1898–1902. doi: <https://doi.org/10.1109/tvlsi.2010.2058872>
19. Gross T. R., Joppi N. P., Hennessy J. L. A Retrospective on “MIPS”: A Microprocessor Architecture // IEEE Computer Society. 2016. Vol. 36, Issue 4. P. 73–76.
20. Arhitektura CPU. URL: <https://old.computerra.ru/2005/609/233266/>
21. Baykov V. D., Smolov V. B. Specializirovannye processory: iteracionnye algoritmy i struktury. Moscow: Radio i svyaz', 1985. 288 p.
22. Peretvoruvach dviykovoho kodu v odnopoliarini oborotni kody i navpaky: Pat. No. 107544 UA / Zubko I. A., Lukashenko V. A., Lukashenko A. H., Lukashenko V. M., Lukashenko D. A. No. a201401392; declared: 12.02.2014; published: 12.01.2015, Bul. No. 1.
23. Vysokonadiynyi bahatofunktionalnyi obchysliuvach dlia spetsializovanykh lazernykh tekhnolohichnykh kompleksiv / Lukashenko A. H., Lukashenko D. A., Lukashenko V. A., Lukashenko V. M. // Visnyk ChDTU. 2011. Issue 1. P. 67–70.

24. Bahatofunktionalnyi tablychno-lohichnyi spivprotsesor: Pat. No. 111459 UA / Lukashenko V. A., Lukashenko D. A., Zubko I. A., Lukashenko A. H., Lukashenko V. M. No. a201509351; declared: 28.09.2015; published: 25.04.2016, Bul. No. 8.
25. Spivprotsesor dla obchyslennia znachen «priamykh» ta «obernenykh» funktsiy: Pat. No. 111808 UA / Lukashenko A. H., Lukashenko V. M., Lukashenko D. A., Lukashenko V. A., Zubko I. A., Rudakov K. S. No. a201510690; declared: 02.11.2015; published: 10.06.2016, Bul. No. 11.
26. Tablychno-lohichnyi peretvoruvach kodiv: Pat. No. 89784 UA / Chychuzhko M. V., Lukashenko V. A., Lukashenko D. A., Zubko I. A., Lukashenko V. M., Lukashenko A. H. No. u201315042; declared: 23.12.2013; published: 25.04.2014, Bul. No. 8.
27. Lukashenko V. A. Udoskonalenyi tablychno-alhorytmichnyi metod i modeli aparaturnoi realizatsiyi pretsyzynykh obchysliuvachiv spetsialnoho pryznachennia: avtoref. dys. ... kand. tekhn. nauk. Cherkasy: ChDTU, 2016. 20 p.

**Визначення показника для оцінки ефективності системних операцій є найважливішим етапом для оптимізації технологічних процесів будь-якого підприємства. Цей крок зумовлює сталий режим функціонування всіх його системних процесів.**

Те, що всі без винятку технологічні процеси повинні бути оптимізовані з використанням узгодженого критерію оптимізації, є аксіомою. При цьому така можливість забезпечується тільки в одному випадку – якщо у всіх функціональних системах в якості критерію оптимізації використовується формула ефективності. Саме такий підхід забезпечує максимізацію фінансових можливостей власника підприємства.

Проблема полягає в тому, щоб серед безлічі оціночних показників, однакових за формальними ознаками, ідентифікувати таку структуру, яка відповідає структурі оригінальної формули ефективності.

Для практичного вирішення цього завдання в даний час визначені класи еталонних моделей операцій, кожен з яких має свою функціональну спрямованість. При цьому найбільш розробленими є класи еталонних моделей простих операцій.

По відношенню до класів еталонних моделей операцій з розподіленими параметрами, задача вирішена для операційних процесів з однаковою тривалістю в часі, а також для процесів, з різною тривалістю ресурсовіддачі по виходу.

У пропонованій роботі визначається обмежений клас моделей операцій з розподіленими параметрами різної тривалості по входу. Створення такого класу операцій є досить складним завданням, оскільки необхідно враховувати фактор часу і забезпечувати можливість зіставлення операційних процесів різної тривалості.

Для вирішення цього завдання, на першому етапі, були сформовані глобальні моделі простих операцій різної тривалості з визначеного рейтингової ефективністю. На наступному етапі, шляхом композиції, формувалися еталонні моделі операцій з розподіленими параметрами щодо виходу різної тривалості.

Розвиток методу верифікації, за рахунок визначення класу операцій з розподіленими параметрами по входу різної тривалості у часі, істотно підвищує надійність і достовірність результатів верифікації оціночного показника. Процедуру верифікації необхідно проводити для критерію якщо передбачається його використовувати в якості показника ефективності

**Ключові слова:** верифікація оціночного показника, операція з розподіленими параметрами, клас операцій, метод верифікації

UDC 007.5  
DOI: 10.15587/1729-4061.2018.142212

# DEVELOPMENT OF TEST OPERATIONS OF DIFFERENT DURATION IN TERMS OF INPUT FOR THE VERIFICATION OF EFFICIENCY FORMULA

I. Lutsenko

Doctor of Technical Sciences, Professor  
Department of Information and Control Systems\*  
E-mail: delo-do@i.ua

E. Fomovskaya

PhD, Associate Professor, Head of Department  
Department of Electronic Devices\*

O. Serdiuk

PhD, Senior Lecturer  
Department of automation,  
computer science and technology\*\*

M. Baranovskaya

PhD, Associate Professor  
Department of Electromechanics\*\*

B. Fomovskyi

Lanzhou Jiaotong University  
Anning West road, 88,  
Lanzhou, P. R. China, 730070

\*Kremenchuk Mykhailo Ostrohradskyi National University

Pershotravneva str., 20,  
Kremenchuk, Ukraine, 39600

\*\*Kryvyi Rih National University  
Vitaliya Matusevycha str., 11,  
Kryvyi Rih, Ukraine, 50027

## 1. Introduction

A basis of the principle of operation of any enterprise is the execution of system operations. The task of system manage-

ment is to determine parameters of operations, which provide results of system functioning maximally coordinated with the purpose of its owner [1, 2]. In turn, the aim of an owner of an enterprise is to maximize its investment opportunities [3].

## ABSTRACT AND REFERENCES

## MATHEMATICS AND CYBERNETICS – APPLIED ASPECTS

**DOI:** 10.15587/1729-4061.2018.142975**BITWISE METHOD FOR THE BINARY-CODED OPERANDS CONVERSION BASED ON MATHEMATICAL LOGIC (p. 6–14)****Andriy Lukashenko**

E. O. Paton Electric Welding, Kyiv, Ukraine

**ORCID:** <http://orcid.org/0000-0002-6016-1899>**Dmytro Harder**

E. O. Paton Electric Welding, Kyiv, Ukraine

**ORCID:** <http://orcid.org/0000-0002-4066-8182>**Volodymyr Lukashenko**

E. O. Paton Electric Welding, Kyiv, Ukraine

**ORCID:** <http://orcid.org/0000-0002-9685-4654>**Evgenyi Fedorov**

Donetsk National Technical University, Pokrovsk, Ukraine

**ORCID:** <http://orcid.org/0000-0003-3841-7373>**Valentyna Lukashenko**

Cherkasy State Technological University,

Cherkasy, Ukraine

**ORCID:** <http://orcid.org/0000-0002-6749-9040>**Tetyana Utkina**

Cherkasy State Technological University,

Cherkasy, Ukraine

**ORCID:** <http://orcid.org/0000-0002-6614-4133>**Serhii Mitsenko**

Cherkasy State Technological University,

Cherkasy, Ukraine

**ORCID:** <http://orcid.org/0000-0002-9582-7486>**Kostiantyn Rudakov**

Cherkasy State Technological University,

Cherkasy, Ukraine

**ORCID:** <http://orcid.org/0000-0003-0000-6077>

This paper addresses the development and examination of the unconventional highly-efficient bitwise tuple-tabular logical-reverse method, underlying the construction of precision models of computational information converters, represented in the form of unipolar binary-coded operands with a positionally-ordered notation.

Modern models of converters, built using traditional methods, are typically not computationally loaded and are the aligning components that ensure the required form of information representation both at the input and output of the computing device. At the same time, they have a number of constraints that require hardware support, which leads to an increase in the weight and dimensions, compromises reliability and energy-time indicators, and increases the cost.

Therefore, development of the new unconventional method that converts various types of positionally-ordered binary-coded operands into certain values for a code combination and vice versa, using the same tabular compliance data (previously calculated) is a relevant task.

The method implies the construction of compliance tables based on formal logic; determining the values for corrective constants using the XOR operation; the elimination of information redundancy owing to the tuple decomposition and the synthesis of components for the model of a computational converter of information. The totality of procedures ensures the versatility, high performance speed and reliability, reduces energy consumption while maintaining the precision of results.

Verification of the proposed logical-mathematical model for constructing an effective method that converts various types of binary-coded operands has been confirmed by calculating the corrective constants given in tables, as well as during an experiment. The experiment was conducted on the designed physical model with a single numeric memory unit that converts a binary code into the Gray code and vice versa.

The proposed original multifunctional computational converters make it possible, at lower energy-time and hardware costs, to solve local control tasks in the computer-integrated systems for special purposes in order to manage high-speed technological processes or handle autonomous physical objects.

**Keywords:** components of computer-integrated systems, code conversion, binary-coded operands, bitwise tuple-tabular logical-reverse method.

## References

1. Nguyen, G. D. (2009). Fast CRCs. IEEE Transactions on Computers, 58 (10), 1321–1331. doi: <https://doi.org/10.1109/tc.2009.83>
2. Ahmad, A., Hayat, L. (2011). Selection of Polynomials for Cyclic Redundancy Check for the use of High Speed Embedded – An Algorithmic Procedure. WSEAS Transactions on Computers, 10 (1), 16–20.
3. PASCO. Available at: <http://pasco.com/>
4. PHYWE – Cobra4 Wireless. Available at: <https://www.phywe.com/en/cobra4-wireless-link.html>
5. L-CARD. Available at: <http://www.lcard.ru>
6. Semerenko, V. P. (2015). Theory and practice of crc codes: new results based on automaton models. Eastern-European Journal of Enterprise Technologies, 4 (9 (76)), 38–48. doi: <https://doi.org/10.15587/1729-4061.2015.47860>
7. Galuza, A. A., Kolenov, I. V., Belyaeva, A. I. (2013). Software and hardware platform for developing laboratory experiment automation systems. Eastern-European Journal of Enterprise Technologies, 5 (9 (65)), 11–16. Available at: <http://journals.uran.ua/eejet/article/view/18446/16193>
8. Sarwate, D. V. (1988). Computation of cyclic redundancy checks via table look-up. Communications of the ACM, 31 (8), 1008–1013. doi: <https://doi.org/10.1145/63030.63037>
9. Semerenko, V. P. (2015). Estimation of the correcting capability of cyclic codes based on their automation models. Eastern-European Journal of Enterprise Technologies, 2 (9 (74)), 16–24. doi: <https://doi.org/10.15587/1729-4061.2015.39947>
10. Krishna, K. V. (2013). An Optimization Technique for CRC Generation. International Journal of Computer Trends and Technology (IJCTT), 4 (9), 3260–3265.
11. Baicheva, T. (2008). Determination of the Best CRC Codes with up to 10-Bit Redundancy. IEEE Transactions on

- Communications, 56 (8), 1214–1220. doi: <https://doi.org/10.1109/tcomm.2008.070033>
12. Osinin, I. P., Knyaz'kov, V. S. (2014). Organizaciya parallel'no-konveyernogo SBIS-processora dlya pryamogo modulyarnogo preobrazovaniya chisel na osnove arifmetiki razryadnyh srezov. Izvestiya vysshih uchebnyh zavedeniy. Povolzhskiy region. Tekhnicheskie nauki, 3 (31), 5–13.
  13. Korneychuk, V. I., Tarasenko, V. P. (2003). Osnovy kom-p'yuternoy arifmetiki. Kyiv: Korniychuk, 176.
  14. Sergeev, A. M. (2006). Ob osobennostyah predstavleniya chisel pri znakorazryadnom kodirovani i vychislitel'nyi eksperiment s nimi. Informacionno-upravlyayushchie sistemy, 3, 56–58.
  15. Riznyk, O., Balych, B., Yurchak, I. (2017). A synthesis of barker sequences is by means of numerical bundles. 2017 14th International Conference The Experience of Designing and Application of CAD Systems in Microelectronics (CADSM). doi: <https://doi.org/10.1109/cadsm.2017.7916090>
  16. Semerenko, V. (2016). The theory of parallel crc codes based on automaton models. Eastern-European Journal of Enterprise Technologies, 6 (9 (84)), 45–55. doi: <https://doi.org/10.15587/1729-4061.2016.85603>
  17. Semerenko, V. P. (2014). Paralelni tsyklichni kody. Visnyk VPI, 6, 65–72.
  18. Grymel, M., Furber, S. B. (2011). A Novel Programmable Parallel CRC Circuit. IEEE Transactions on Very Large Scale Integration (VLSI) Systems, 19 (10), 1898–1902. doi: <https://doi.org/10.1109/tvlsi.2010.2058872>
  19. Gross, T. R., Joppi, N. P., Hennessy, J. L. (2016). A Retrospective on «MIPS»: A Microprocessor Architecture. IEEE Computer Society, 36 (4), 73–76.
  20. Arhitektura CPU. Available at: <https://old.computerra.ru/2005/609/233266/>
  21. Baykov, V. D., Smolov, V. B. (1985). Specializirovannye processory: iteracionnye algoritmy i struktury. Moscow: Radio i svyaz', 288.
  22. Zubko, I. A., Lukashenko, V. A., Lukashenko, A. H., Lukashenko, V. M., Lukashenko, D. A. (2014). Pat. No. 107544 UA. Peretvoruvach dviykovoho kodu v odnopolarii oborotni kody i navpaky. No. a201401392; declared: 12.02.2014; published: 12.01.2015, Bul. No. 1.
  23. Lukashenko, A. H., Lukashenko, D. A., Lukashenko, V. A., Lukashenko, V. M. (2011). Vysokonadiynyi bahatofunktionalnyi obchysliuvach dlia spetsializovanykh lazernykh tekhnolohichnykh kompleksiv. Visnyk ChDTU, 1, 67–70.
  24. Lukashenko, V. A., Lukashenko, D. A., Zubko, I. A., Lukashenko, A. H., Lukashenko, V. M. (2015). Pat. No. 111459 UA. Bahatofunktionalnyi tablychno-lohichnyi spivprotosor. No. a201509351; declared: 28.09.2015; published: 25.04.2016, Bul. No. 8.
  25. Lukashenko, A. H., Lukashenko, V. M., Lukashenko, D. A., Lukashenko, V. A., Zubko, I. A., Rudakov, K. S. (2015). Pat. No. 111808 UA. Spivprotosor dlia obchyslennia znachen «priamykh» ta «obernenykh» funktsiy. No. a201510690; declared: 02.11.2015; published: 10.06.2016, Bul. No. 11.
  26. Chychuzhko, M. V., Lukashenko, V. A., Lukashenko, D. A., Zubko, I. A., Lukashenko, V. M., Lukashenko, A. H. (2013). Pat. No. 89784 UA. Tablychno-lohichnyi peretvoruvach kodiv. No. u201315042; declared: 23.12.2013; published: 25.04.2014, Bul. No. 8.
  27. Lukashenko, V. A. (2016). Udoskonalenyi tablychno-alhorytmichnyi metod i modeli aparaturnoi realizatsiyi pretsyziynykh obchysliuvachiv spetsialnogo pryznachennia. Cherkasy: ChDTU, 20.

**DOI:** 10.15587/1729-4061.2018.142212

## **DEVELOPMENT OF TEST OPERATIONS OF DIFFERENT DURATION IN TERMS OF INPUT FOR THE VERIFICATION OF EFFICIENCY FORMULA (p. 14–21)**

**Igor Lutsenko**

Kremenchuk Mykhailo Ostrohradskyi National University, Kremenchuk, Ukraine  
**ORCID:** <http://orcid.org/0000-0002-1959-4684>

**Olena Fomovskaya**

Kremenchuk Mykhailo Ostrohradskyi National University, Kremenchuk, Ukraine  
**ORCID:** <http://orcid.org/0000-0002-8065-5079>

**Olga Serdiuk**

Kryvyi Rih National University, Kryvyi Rih, Ukraine  
**ORCID:** <http://orcid.org/0000-0003-0505-0800>

**Mila Baranovskaya**

Kryvyi Rih National University, Kryvyi Rih, Ukraine  
**ORCID:** <http://orcid.org/0000-0002-8082-1305>

**Fomovskyi Volodymyr**

Lanzhou Jiaotong University, Lanzhou, P.R. China  
**ORCID:** <http://orcid.org/0000-0002-6139-9161>

Determining an indicator for the estimation of effectiveness of system operations is an important stage for optimization of technological processes of any enterprise. This step predetermines the established mode of functioning of all its system processes.

The fact that all technological processes should be optimized using an agreed optimization criterion is an axiom. Such a possibility appears only in one case – if we apply the efficiency formula as an optimization criterion in all functional systems. This approach maximizes financial possibilities of the owner of an enterprise.

The problem is to identify a structure that corresponds to the structure of the original efficiency formula among a set of evaluation indicators that are identical in terms of formal characteristics.

There are classes of standard models of operations define now for the practical solution of this problem. Each of them has its own functional orientation. The most developed are the classes of reference models of simple operations.

In relation to the classes of reference models of operations with distributed parameters, there is a solution of the problem operational processes with the same duration in time, as well as for processes with different duration of resource expense by an output.

In the proposed study, we define a limited class of models of operations with distributed parameters of different duration by an input. The creation of such a class of operations is quite a difficult task, since it is necessary to take into account a time factor and to enable possibility of comparison of operational processes of different duration.

To solve this problem, at the first stage, we formed global models of simple operations of different duration with predetermined rating efficiency. At the next stage, we formed reference models of operations with distributed parameters by an output of different duration by compositing.

The development of the verification method by determining a class of operations with distributed parameters in terms